Forum Discussion

JDe_S4's avatar
JDe_S4
Icon for New Contributor rankNew Contributor
7 years ago

Does Quartus 18.0 support the VHDL 2008 'ELEMENT attribute?

I am using the VHDL 'ELEMENT attribute to determine the range of an element in an array. ReadRegisterData: process (REG_CLK) is begin if (rising_edge(REG_CLK)) then i_RegReadD...
Tricky's avatar
Tricky
Icon for Occasional Contributor rankOccasional Contributor
7 years ago

@MUsman​

Please check your facts.

Quartus Prime Standard DOES support VHDL 2008, but only a limited subset (as listed in the above link). It has done for many years (Q10 or 11).