Forum Discussion
Altera_Forum
Honored Contributor
10 years agoYou can try :
1) 1 source clk 2) make a condition to pulse-out 3) gate the source clock with condition right (accoring recommendation) 4) use your new clock So you able to manage duty cycle of new clock