Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

differential signals on pins - schematic assignment

On the schematic I have an input named clock. In reality this should be a differential signal. Meaning, I should assign two pins instead of one. Likewise, I have LVDS outputs coming from an LVDS M...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

As in HDL design descriptions, you'll connect the positive pin only in the schematic. The negative pin is assigned automatically by selecting a differential IO standard.