KS019New Contributor3 years agoDifferent external memories on same bus Hi, In the existing design, I have SRAM, SDRAM, NVRAM, EEPROM on a same parallel bus which is managed by a Microprocessor. But know I want to migrate to ARRIA10 FPGA with Nios II processor. With SR...Show MoreExisting scheme.pdf85 KB
Recent DiscussionsCould not link 'vsim_auto_compile.dll' error troubleshooting.Questa Sim on Windows - linking to external LIBSolvedQuartus did not startFIR IP configured for InterpolationQuartus crashes on long carry chain in Agilex 5 FPGAs