KS019New Contributor3 years agoDifferent external memories on same bus Hi, In the existing design, I have SRAM, SDRAM, NVRAM, EEPROM on a same parallel bus which is managed by a Microprocessor. But know I want to migrate to ARRIA10 FPGA with Nios II processor. With SR...Show MoreExisting scheme.pdf85 KB
hareeshFrequent Contributor3 years agoHi,Could pls share your existing design screenshot or .qsys file?
Recent DiscussionsThe quartus license works with version 25.0 but not with version 17.0Docker image for Quartus Pro 26.1 missing ?Quartus did not startTiming analysis - long combinational pathtiming violation fix