Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Different bitstream produced by Quartus II v10.1 - Windows Linux

Hello, I am using a linux server to work with Quartus II v10.1. I compiled and checked the result on a board. Then I copied the entire project on a Windows machine where I installed the same Q...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

how do you generate these 3 slower frequencies? do you use a PLL? or are you generating them in logic?

With logic generated clocks, you are liable to get setup and hold time violations. It is much better to generate clock enables in the system clock domain.