Altera_ForumHonored Contributor13 years agodifference between `include and include It seems ppl use `include to add file that is required to instantiate component in verilog, but when I use `include in my testbench, a warning is issued after successful compile: ** Warning: E:/big_p...Show More
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG