Design with ALTPLL doesn't simulate

I have a very simple design for a Cyclone III in VHDL, which uses a 42MHz input clock to drive the ALLPLL megafunction to generate a 252 MHz clock which then drives a counter. In Quartus 8 with a .vw...