Altera_ForumHonored Contributor13 years agodesign of a difficult VHDL Arithmetic and Logic Unit (ALU) Hey guys, I was wondering if someone could give me a hand with designing a specific ALU. Here are the main bits which I would like to implement: - sequentlial unit with 2 registers (e.g. ...Show More
Recent DiscussionsFree Licence for Max+PlusIICompile option not saved (reversed to default)Connection bit order between hierarchyquartus pro 25.3 bug?SSLC Login Issue – "You need to enroll" loop after OTP verification