Altera_ForumHonored Contributor13 years agodesign of a difficult VHDL Arithmetic and Logic Unit (ALU) Hey guys, I was wondering if someone could give me a hand with designing a specific ALU. Here are the main bits which I would like to implement: - sequentlial unit with 2 registers (e.g. ...Show More
Recent DiscussionsCompile option not saved (reversed to default)How to fix Error(23782): Failed to find an expected reportSSLC Login Issue – "You need to enroll" loop after OTP verificationFree Licence for Max+PlusIIConnection bit order between hierarchy