Altera_ForumHonored Contributor13 years agodesign of a difficult VHDL Arithmetic and Logic Unit (ALU) Hey guys, I was wondering if someone could give me a hand with designing a specific ALU. Here are the main bits which I would like to implement: - sequentlial unit with 2 registers (e.g. ...Show More
Recent DiscussionsQuartus did not startSelf service license server doesn't workTiming analysis - long combinational pathDocker image for Quartus Pro 26.1 missing ?Error (292014): Can't find valid feature line for core SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10