Altera_Forum
Honored Contributor
17 years agodefine clock
hello,
I want to use a signal for the clock input of a pll. This signal comes from the CDR of the embedded transceiver in the FPGA. The error messages say that I can only drive the pll-input with a global clock or a IO-Pin. Can I make any assignments to define this signal as a clock? Thanks very much.