Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Debugging using the Quartus simulator?

Hi, I have designed a simple block to be programmed onto FPGA. Currently there is a bug which I am trying to find - I am using the quartus simulator and would like to know if annybody kn...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Hi GPK,

I choose pre synthesis nodes as I had not yet gone through the synthesis flow as want to verify my design first. Is this wrong?

Thanks,

John.