Forum Discussion

Honored Contributor

9 years ago

DE1-SOC memory interface

I am trying to understand the memory interface between OpenCL generated code and the SDRAM. One thing that is puzzling me is the fact that the OpenCL interface is 256 bit wide (both in the board_env....

Altera_Forum

Honored Contributor

9 years ago

It is very likely that your BSP path is incorrect. Did you look at the getting started guide and configure the paths correctly? There is a chapter on setting up the board for windows in http://www.terasic.com.tw/attachment/archive/836/de1soc_opencl_v02.pdf

Forum Discussion

DE1-SOC memory interface

Recent Discussions

Agilex 5 – Critical HSSI Error in JESD204B Example Design

Quartus did not start

Quartus Prim Pro: "Fatal Error: Segment Violation, Access Violation"

timing violation fix

Compilation error due to LPDDR5 I/O standard setting