Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

De 3 pin assignment challenge

I implemented a simple logic(AND gate) and from my observation, apart from LED (LEDR(7)) that was assigned for output another LED (LEDR(4)) would come on alongside. In addition the 2-input AND gate s...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

But i program via JTag and if there is an old I/O pin i expect it to be cleared off when device is switched off.

--- Quote Start ---

The incomplete I/O assignments warning usually means you defined an I/O port in your top level, but you didn't assigned it to any pin.

On device with configurable drive strength and slew rate (loke CIII), this warning also appear when you leave these parameters to the default value.

Regarding the unknown pin appearing in the pin assignments, maybe it was an old I/O pin which was later removed, so the assignment is still there but refers to an unexistent signal: you simply need to remove the assignment line from the pin planner.

--- Quote End ---