DDR2 simulation error

I simulated the DDR2 controlor (IP core generate），Modelsim display : # ** Error: F:/altera/72/modelsim_ae/win32aloem/../altera/verilog/src/cycloneii_atoms.v(5277): $hold( posedge c...