Cyclone V: 100% of LABs used in report, but not in Chip Planner

Hi I'm making a design in which I'm seeing some strange differences between the compiler report and what it's seen in the Chip Planner: In the Compiler report, the use of LABs reaches a 10...