Cyclone IV Configuration. nStatus staying low, IO pins driving low on power-up.

In our application, we have an FPGA with a Nios processor programming a second (downstream) FPGA in Passive Serial mode. I've recently redesigned this downstream board and am finding that the downstr...