Custom Built Avalon IP generating waitRequest but not being honored in the Interconnect.

I have a simple ArriaV based design using Quartus 21.1 that has a JTAG Master and BFM Master (for simulation). I am using a custom SPI module design that has a simple Avalon Slave interface. In my ...