critical path and IC delay

Hello, I try to implement my design on a Stratix 3 260 and my goal is to reach a 200MHz clock after place and route steps quartus shows me the critical paths, actually all my paths are mad...