Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Creating partition issue

Hi guys: There is a mudule with bidrection pins (inout defined in VHDL) in my design, QII gave out error informations about this module when i created partition for this module. ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

--- Quote Start ---

Below is the error information:

Error: Net "dataint[15]", which fans out to "HostCom:inst3" is connecting a Partition with logic other than a single Bidirectional pin

Error: Net is fed by "inst3~6"

Error: Net is fed by "CtrlInt:inst1|DataInt[15]"

Error: Net is fed by "CtrlInt:inst1|DataInt[15]"

--- Quote End ---

Hi Jerry,

I'm not sure, but I think that you can't put a tristate function in a partition. What you should try is, to put the tristate function in a separate module and the remaining part of the design in a partition.

Maybe you can post the design in the forum, so that I could habe look to it.

Kind regards

GPK