Forum Discussion

bnara3's avatar
bnara3
Icon for New Contributor rankNew Contributor
6 years ago

Creating automation script using TCL for sof file downloading to FPGA and to save the triggered data from signal tap analyser

In vivado, through TCL scripting , I can sequence the below process in hardware manager, Download the bit file and debug probe file set the trigger option for signals in chipscope window capture ...