create bdf Symbol from SV module with Interface using

Trying to use SystemVerilog Interfaces. Create main.sv file with test sources content: interface main_bus; wire [15:0] data; wire [15:0] address; logic [ 7:0] slave_instr...