Forum Discussion

SS5's avatar
SS5
Icon for Occasional Contributor rankOccasional Contributor
7 years ago

Counter Implementation: Using SOPC and NIOS

I am new to the Altera Quartus software tool.So Please anyone guide me to accomplish my task. Design Process involves: 1. Need to compile 8-bit, or 32-bit or 64-bit counter in Quartus 2. Interco...
a_x_h_75's avatar
a_x_h_75
Icon for Contributor rankContributor
7 years ago

Refer to your other post (please don't duplicate questions...)

https://forums.intel.com/s/question/0D50P000041tK2gSAE/how-to-print-counter-output-in-nios-console-

This behaviour is entirely expected. Your 'printf' statement will take thousands of clock cycles to complete. Meanwhile your 8-bit counter has wrapped many times giving you the appearance of a random output.

Increase your verilog counter size to 32-bit (along with your PIO input) and see what you get.

Cheers,

Alex