Counter between a data range(VHDL)

Hi, everyone. This is the Counter I design, lines below: library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity load_counter is port( clk:in std_logic; ...