Altera_ForumHonored Contributor15 years agoConverting AHDL -> VHDL of existing LPM functions I have a design which I started in 9.1sp2 using bdf files and a bunch of LPM generated AHDL (minority) and VHDL (majority) instantations. I'd like to regenerate and/or convert the AHDL instantatio...Show More
Altera_ForumHonored Contributor15 years agoxport is a Xilinx utility for the AHDL-> VHDL/Verilog conversion.
Recent DiscussionsFree Licence for Max+PlusIIMAX10 ADC - getting it to simulate in ModelsimFailed to run ip-setup-simulation:Compile option not saved (reversed to default)How to fix Error(23782): Failed to find an expected report