Altera_ForumHonored Contributor15 years agoConverting AHDL -> VHDL of existing LPM functions I have a design which I started in 9.1sp2 using bdf files and a bunch of LPM generated AHDL (minority) and VHDL (majority) instantations. I'd like to regenerate and/or convert the AHDL instantatio...Show More
Altera_ForumHonored Contributor15 years agoxport is a Xilinx utility for the AHDL-> VHDL/Verilog conversion.
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG