Forum Discussion
Altera_Forum
Honored Contributor
11 years ago --- Quote Start --- I know that real data type can not be synthesized on FPGA. I just want to check my result on ModelSim. Therefore, I just use "Analysis and Elaboration" option for compilation of my project. --- Quote End --- therefore, you'll use real type only in test benches. Or exclude the respective code from synthesis by synthesis off attributes.