Constraints on DDR signals

It would be helpful if you could teach me how to give constraints to the DDR signal from the ADC. The conditions are as follows. 　CLK　: 200MHz 　DATA resolution: 14bit 　Signal level: LVDS 　C...