Forum Discussion
Altera_Forum
Honored Contributor
9 years agoConstrained clock appears as unconstrained input
Hello, I've spent a considerable amount of time several months ago to look into timing constraint issues, but had never understood how it works ... all this staff, despite several manuals I loo...
Altera_Forum
Honored Contributor
9 years agoYou can set up the PLL compensation mode as a zero delay buffer. That way, it's like the PLL is basically not there.