Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Connecting SRAM in Parallel - Quartus

Hi, I am using DSP development kit stratix ii edition. It has two 16bit SRAM chips. I intent to connect these as one 32bit memory. So essentially, some pins (rather address bits) have to be sha...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

I'm not familiar with this development kit, but you can simply connect two output addres buses into one in FPGA. For example: 

entity SRAM_driver is
 port
(
...
address_bus_1 : out std_logic_vector(15 downto 0);
address_bus_2 : out std_logic_vector(15 downto 0);
...
);
end SRAM_driver;
architecture behavioral of SRAM_driver is
...
signal internal_address_signal : std_logic_vector(15 downto 0);
...
begin
...
...
address_bus_1 <= internal_address_signal;
address_bus_2 <= internal_address_signal;
...
...
end behavioral;