Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorconnecting a single output to a bus
Hello everyone, I am a beginner at FPGA and I'm pretty much stuck with what I think is a basic problem. I can't extract a single signal from a bus. I have data[7..0] and graphically connected an outp...
Altera_ForumHonored Contributor
Honored Contributor --- Quote Start --- Thanks Tricky, it works! I compiled and gives no errors, i tried it on the FPGA and it works too. I wonder if there is a way of graphically connecting these lines to the bus, even after compilation. It is way much clearer to see lines connected to something than just seeing the named inputs. --- Quote End --- You can connect with the bus tool and then make sure the pin name has enough pins with the .. notation. For example for 8 pins use dataout[7..0].
