Forum Discussion
Altera_Forum
Honored Contributor
11 years ago --- Quote Start --- Thanks Tricky, it works! I compiled and gives no errors, i tried it on the FPGA and it works too. I wonder if there is a way of graphically connecting these lines to the bus, even after compilation. It is way much clearer to see lines connected to something than just seeing the named inputs. --- Quote End --- You can connect with the bus tool and then make sure the pin name has enough pins with the .. notation. For example for 8 pins use dataout[7..0].