Forum Discussion
Altera_Forum
Honored Contributor
18 years agoI've tried to apply many ways. But, in the end I failed. Probadly, I can't do this. It means that I must use one separated input clock for each PLL. Is there any solution for this problem? Please show me! Thanks for Bee's helping!