Condition when in vhdl code

Avoid using the elsif construct. It will create long logic chains that cannot execute in one clock cycle unless your clock is slow. You seem to have the same values assigned in multiple blocks. Try structuring it as as series of conditions for each variable separately. Remember, all of your logic will execute at the same time.