Forum Discussion

VitPri's avatar
VitPri
Icon for New Contributor rankNew Contributor
3 years ago

Conbinational group instead of regestered group

Hi all, I am new to FPGA and Quartus and just truing to work with it. I am using Quartus Prime Lite edition 22.1. on Win 10. I write a sample module with 3 always block doing just simple stuff....
FvM's avatar
FvM
Icon for Super Contributor rankSuper Contributor
3 years ago
You should have mentioned that waveform editor is a Questa feature.
I have a problem that some variable names mentioned in your first post can't be found in the code, e.g. b_bit. So it's impossible to see which code details are causing the reported effects. It can be either expectable because the variables have lost their register function or it's just a bug. Personally I'm using classical ModelSim testbenches and GUI for simulation, didn't yet use waveform editor.
  • VitPri's avatar
    VitPri
    Icon for New Contributor rankNew Contributor
    3 years ago

    Hi FvM,

    you are right I post code with changes.

    I post project and pictures of how I was checking variable status.

    About ModelSim vs Waveform may be it doesn't matter much because it can be can seen in pictures that when I am trying to locate node from main editor I can locate variable if it is registered and not if it is combinational. So you can easy see variable status even outside of simulation.

    I change blocking assignments to unblocking but no effect.