Conbinational group instead of regestered group

Hi all, I am new to FPGA and Quartus and just truing to work with it. I am using Quartus Prime Lite edition 22.1. on Win 10. I write a sample module with 3 always block doing just simple stuff....