Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Compiler Problem

Dear all, Device : max II. The module function is to latch to 1 at the SignalIn risign edge. The code1 works well. As you know, there is an internal reset signal in MAX II device. so we ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

:) but i think the OP is about inconsistent in simualtion and synthesis.

Cause I don't like Verilog i never check before for "Ignore Verilog initial constructs" for synthesis.

so when writing code for synthesis you should take in considaration some synthesis options and make assignment for it accordingly.

but if one want to power-up with '1' in register -> one should look for template in quartus text-editor.