Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Compiler Problem

Dear all, Device : max II. The module function is to latch to 1 at the SignalIn risign edge. The code1 works well. As you know, there is an internal reset signal in MAX II device. so we ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

try to turn off option for synthesis "Power up register with don't care value 'X'" <- it is default value.

but it is better do all signal assignments explicit, as pointed out by Kaz.