Altera_ForumHonored Contributor9 years agoClocking is too complex - error Please advise me how to get rid of error from the title. It appears when I try to compile following code: LIBRARY ieee; USE ieee.std_logic_1164.ALL; ENTITY ff IS PORT( t : IN std_logic; s : IN s...Show More
Altera_ForumHonored Contributor9 years agoHave you tried with elsif rather than if? What chip are you targeting?
Recent Discussionsram retimingReset Release IP for Agilex needs Stratix 10 device files installed!Licensing ‘Know-How’ GuideTiming analysis - long combinational pathInvalid license key (inconsistent authentication code)