Clock network delay + internal cell delay > Minimum timing requirement

Hi, I have a SDRAM controller running at 133MHZ which is currently violating the setup requirements of the RAM. I have a register connected to an I/O pin which tri-states the data bus when the ...