Clock Enable not a register, RTL Viewer shows a MUX

Question

The design runs off a 250 Mhz clock with a 125 Mhz clock enable. I added the set_multicycle_path constraint to the .SDC file and the design does meet timing. I'm a little concerned how the tool implements the clock enable at the register level. I'm seeing some run-time issues with the design and they appear to be associated with the 125 Mhz clock enable logic. Looking at the RTL Viewer, a clock enable is implemented as a dual mux. The schematic should work, but I'm concerned about timing.

Code...

data_in : process (clk_250)

begin

if clk_250= '1' and clk_250'event then

if reset = '1' then

lut_data_in <= (others => '0');

elsif clk_125_ce = '1' then

lut_data_in <= lut_data_i_reg;

end if;

end process;

RTL Viewer...

https://www.alteraforum.com/forum/attachment.php?attachmentid=9274

Any suggestions?

I tried using the direct_enable with no success and I'm not sure if I should be concerned about this, or looking in a different section of the design for the error.

Code..

attribute direct_enable: boolean;

attribute direct_enable of clk_125_ce: signal is true;

Thanks

altera_forum · Answer

I suspect thats not the exact code that created the RTL diagram, as we're looking at the code for the lut_data_in register, and you have the RTL diagram for lut_data_i_reg.

For reference, altera registers have no sync reset port, so sync resets have to be emulated with a mux - that is what you are seeing with this diagram, but for the lut_data_i_reg register, not the one in the code.

altera_forum · Answer

Sorry... Copied the wrong code.

data_in_iob : process (clk_dac)

begin

if clk_dac = '1' and clk_dac'event then

if reset = '1' then

lut_data_i_reg <= (others => '0');

elsif clk_125_ce = '0' then

lut_data_i_reg <= lut_data_in;

end if;

end process;

The same issue popsup for all code using the 125 clock enable. It could be a postive or negative chip enable.

I looked at Altera's set_multicycle_path design example and their design shows the correct implemntation in the RTL veiwer.

https://www.alteraforum.com/forum/attachment.php?attachmentid=9275

altera_forum · Answer

how is clk_125_ce generated?  anychance you could post more code?

altera_forum · Answer

You can try these two variants: with a synchronous reset data_in : process(clk_250)
begin
    if rising_edge(clk_250) then
        if (reset = '1') or (clk_125_ce = '1') then
            if reset = '1' then
                lut_data_in &lt;= (others =&gt; '0');
            else
                lut_data_in &lt;= lut_data_i_reg;
            end if;
        end if;
    end if;
end process; 
  with an asynchronous reset data_in : process(clk_250, reset)
begin
    if reset = '1' then
        lut_data_in &lt;= (others =&gt; '0');
    elsif rising_edge(clk_250) then
        if (clk_125_ce = '1') then
            lut_data_in &lt;= lut_data_i_reg;
        end if;
    end if;
end process;

altera_forum · Answer

The clk_125_ce is generated by a register.

--125 MHz generated clock from 250 MHz

enable_reg : process (clk_250, reset)

begin

if reset = '1' then

clk_125_i <= '0';

elsif clk_250 = '1' and clk_250'event then

clk_125_i <= not clk_125_i;

end if;

end process;

clk_125_ce <= clk_125_i;

Forum Discussion

Clock Enable not a register, RTL Viewer shows a MUX

10 Replies

Recent Discussions

Timing analysis - long combinational path

QuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer

Duplicate_hierarchy_depth / duplicate_register

Automatically added negative node for TDS output doesn't work with Agilex 5

Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG