Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Cascaded Interpolation Filter and Restricted Fmax

Hallo For my design i am using Simulink and HDL coder from MATLAB to generate the HDL code. Then i use the Altera Quatras II to synthesize and generate the programming file for my DE0-NANO deve...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

This should not be a math issue. I think you adders are too wide to operate in one clock cycle. In a current Cyclone 4 I have a CIC4-Fiter working at 100 MHz, but it has to be pipelined in 5 stages.