Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorCan't Simulate Buffer port in ModelSim
Hello everyone, I have the following simple VHDL code for clock frequency division: ---------------------- Frequency division using Variables ------------------- LIBRARY ieee; US...
Altera_ForumHonored Contributor
Honored ContributorDid you provide a clock on the clock port?
