Can't Simulate Buffer port in ModelSim

Hello everyone, I have the following simple VHDL code for clock frequency division: ---------------------- Frequency division using Variables ------------------- LIBRARY ieee; US...