Altera_ForumHonored Contributor15 years agoCan't inplement this code...Help! I need to inplement this code and than use it for another code: library IEEE; use IEEE.STD_LOGIC_1164.all; package ad_filt is constant NUM_TAPS : integer := 16: constant mu : i...Show More
Altera_ForumHonored Contributor15 years agowhats the problem? Have you forgotten to add the VHD file this package is in to the project?
Recent DiscussionsQuartus messages web search goes to IntelSolvedDuplicate_hierarchy_depth / duplicate_registerhow to reduce clock skew between synchronous clockQuartus - Users getting license Notification with new license appliedIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device 1SN21CEU2F55E2VG?