Altera_ForumHonored Contributor15 years agoCan't inplement this code...Help! I need to inplement this code and than use it for another code: library IEEE; use IEEE.STD_LOGIC_1164.all; package ad_filt is constant NUM_TAPS : integer := 16: constant mu : i...Show More
Altera_ForumHonored Contributor15 years agowhats the problem? Have you forgotten to add the VHD file this package is in to the project?
Recent Discussionsagilex7 ram back-annotationFIR IP configured for InterpolationSSLC Login Issue – "You need to enroll" loop after OTP verificationA5EG013BB18A OPN is visible in Quartus but not listed in Program File Generatoraltera scfifo ip with power-up initial value