Forum Discussion
Altera_Forum
Honored Contributor
14 years agoIn attempting to compile for Verilog, it complains that two flip flops aren't wired properly, yet the project compiles normally and the flip flops are in fact wired properly. So, I cannot try your suggestion.
Any suggestions on this new bug?