Forum Discussion
Altera_Forum
Honored Contributor
12 years agoI'm quite sure it still exists for AHDL code (e.g. dcfifo).
I expect it to exist for Verilog (as this is Altera's 'new' default language), so I don't see why they wouldn't support it for VHDL. Regards, Josy