Forum Discussion
KhaiChein_Y_Intel
Regular Contributor
7 years agoYou may refer to
Verilog HDL Synthesis Support
>Integers and Times are supported. Reals and Realtimes are not supported.
SystemVerilog Synthesis Support
>real and shortreal data types are supported for parameters
VHDL Synthesis Support