Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Building PCIe core in FPGA when using OpenCL

hi folks , I am trying to make a hetrogenous computing system (cpu + gpu + fpga) that can be programmed using OpenCL as my research project . So for that I started studying about altera's work...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

--- Quote Start ---

Thnak alot smith !

But while reading more on this topic , i found out that they do this through board support package which includes PICe fascility and other interconnects. Are you talking about such a thing or that PCIe core is solely built by the altera SDK ?

--- Quote End ---

Indeed, the SDK needs the BSP which is provided by the board vendor. The PCI-E core is a hard IP in the case of the stratix v (https://www.altera.com/en_us/pdfs/literature/ug/ug_s5_pcie.pdf).