Forum Discussion
Altera_Forum
Honored Contributor
12 years agoThis is not the right place to report bugs, you need to file a support request.
I'm not so familiar with Verilog syntax rules, but from a "how synthesis works" viewpoint, I understand why Quartus is apparently skipping the resize operation for a constant condition.