[Bug report QII 12.0] Bug during analysis and elaboration - multiple drivers possibl

Hi, it is possible to synthesize VHDL Code where multiple constrant drivers drives the same signal from 2 different processes. In the first process i treat an failuresignal normaly. When i want to ...