Altera_ForumHonored Contributor12 years agoBFM in VHDL - from Quartus2 13.0 From the release 13.0 of Quartus2, BFM in VHDL are supported. Before 13.0, BFM were only supported in Verilog and there was a testbench example in System Verilog found in "Avalon Verification IP S...Show More
Altera_ForumHonored Contributor12 years agoHello, please has anybody an example of test program for BFM in VHDL? Thank you very much.
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG