Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Best way to interface my CPU

Hello, I am wondering what is the best way to interface my 32-bit RISC CPU. I need to interface it with the sdram memory, the flash memory, and possibly the sram memory. I will also need to dedicate ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

I notice that you changed your write address. Are you sure it's correct?

What did you synchronize on in Signaltap? Did you configure a trigger on a rising edge of "write"?

Are you still using chipselect in your code? The recommended way is to just use the read and write signals. They will only be asserted for your slave anyway.