Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Best way to interface my CPU

Hello, I am wondering what is the best way to interface my 32-bit RISC CPU. I need to interface it with the sdram memory, the flash memory, and possibly the sram memory. I will also need to dedicate ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

I just used signaltap and I can see that the av_readdata_pre in the slave translator (for the test slave) is always 0. I am guessing that the CPU doesn't send the command, or it is disturb on route.

EDIT: I looked at the RTL viewer and I figured out that av_readdata_pre is not needed at all so I have to check again now

EDIT2: Can't find anything else to latch onto.